Designer's™ Data Sheet

TMOS E-FET TM

Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.


- Designed to Eliminate the Need for External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature



TMOS POWER FET 12 AMPERES 100 VOLTS R_{DS(on)} = 0.16 OHM

TMOS

D



CASE 221A-06, Style 5 TO-220AB

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	100	Vdc
Drain–Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$)	V_{DGR}	100	Vdc
Gate–Source Voltage — Continuous — Single Pulse ($t_p \le 50 \ \mu s$)	V _{GS}	±20 ±40	Vdc
Drain Current — Continuous — Single Pulse ($t_p \le 10 \mu s$)	I _D	12 30	Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	P _D	79 0.53	Watts W/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 175	°C

UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS (T_J ≤ 175°C)

Single Pulse Drain–to–Source Avalanche Energy — Starting T _J = 25°C	E _{AS}	290	mJ
$(V_{DD} = 25 \text{ V}, V_{GS} = 10 \text{ V}, L = 4.03 \text{ mH}, R_G = 25 \Omega, Peak I_L = 12 \text{ A})$			
(See Figures 15, 16 and 17)			

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	$R_{ hetaJC} \ R_{ hetaJA}$	1.9 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

E-FET and Designer's are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.

Preferred devices are Motorola recommended choices for future use and best overall value.





ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Charac	teristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage ($V_{GS} = 0$, $I_D = 250 \mu Adc$) Temperature Coefficient (positive)		V _{(BR)DSS}	100	_ 110	_	Vdc mV/°C
Zero Gate Voltage Drain Current (V _{DS} = 100 V, V _{GS} = 0) (V _{DS} = 100 V, V _{GS} = 0, T _J = 150°C)		I _{DSS}	_ _ _	_ _ _	10 100	μΑ
Gate-Body Leakage Current, Forward	(V _{GSF} = 20 Vdc, V _{DS} = 0)	I _{GSSF}	_	_	100	nAdc
Gate-Body Leakage Current, Reverse	(V _{GSR} = 20 Vdc, V _{DS} = 0)	I _{GSSR}	_	_	100	nAdc
ON CHARACTERISTICS*						
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_{D} = 250 \mu\text{Adc})$ Temperature Coefficient (negative)		V _{GS(th)}	2.0	3.0 6.0	4.0 —	Vdc mV/°C
Static Drain-Source On-Resistance (/ _{GS} = 10 Vdc, I _D = 6.0 Adc)	R _{DS(on)}	_	0.125	0.16	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ N}$) ($I_D = 12 \text{ Adc}$) ($I_D = 6.0 \text{ Adc}$, $T_J = 150^{\circ}\text{C}$)	/dc)	V _{DS(on)}	 - -	1.5 1.4	2.4 1.92	Vdc
Forward Transconductance (V _{DS} ≥ 15	V, I _D = 6.0 A)	g _{FS}	4.0	5.0	· _	mhos
DYNAMIC CHARACTERISTICS			0	110		
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$	C _{iss}	0-1	600	_	pF
Reverse Transfer Capacitance	f = 1.0 MHz	C _{rss}	4/1	70	_	
Output Capacitance	See Figure 14	Coss	O. . .	230	_	
SWITCHING CHARACTERISTICS (TJ =	= 100°C)	11. 14.				
Turn-On Delay Time		t _{d(on)}	_	10	_	ns
Rise Time	$(V_{DD} = 50 \text{ V}, I_D = 12 \text{ A}, V_{GS} = 10 \text{ V}, R_G = 12 \Omega)$	ŧr	_	64	_	
Turn-Off Delay Time	V _{GS} = 10 V, K _G = 12 Ω) See Figure 7	t _{d(off)}	_	21	_	
Fall Time		t _f	_	30	_	
Gate Charge	S C A	Q _T	_	18	26	nC
	$(V_{DS} = 80 \text{ V}, I_{D} = 12 \text{ A},$	Q ₁	_	4.0	_	
	V _{GS} = 10 Vdc) See Figures 5 and 6	Q ₂	_	10	_	
	60° 66°	Q_3	_	8.0	_	
SOURCE-DRAIN DIODE CHARACTER	RISTICS*	•				_
Forward On-Voltage	(I _S = 12 A, V _{GS} = 0)	V _{SD}	_	1.0	2.5	Vdc
2.8	$(I_S = 12 \text{ A}, V_{GS} = 0, T_J = 150^{\circ}\text{C})$		_	0.83	_	
Reverse Recovery Time	$(I_S = 12 \text{ A}, V_{GS} = 0,$ $dI_S/dt = 100 \text{ A/}\mu\text{s}, V_R = 50 \text{ V})$	t _{rr}	_	110	_	ns
NTERNAL PACKAGE INDUCTANCE						
Internal Drain Inductance		L _d				nΗ
(Measured from the contact screw o (Measured from the drain lead 0.25 ⁿ			_	3.5 4.5	_	
Internal Source Inductance (Measured from the source lead 0.2)	5" from package to source bond pad)	L _s	_	7.5	_	

*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

TYPICAL ELECTRICAL CHARACTERISTICS





I_D, DRAIN CURRENT (AMPS) Figure 3. On–Resistance versus Drain Current

12




Figure 5. Gate Charge Test Circuit




Figure 2. Transfer Characteristics




Figure 4. On-Resistance Variation with Temperature




Figure 6. Gate-To-Source and Drain-To-Source Voltage versus Gate Charge

SAFE OPERATING AREA INFORMATION

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain—to—source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 175°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance—General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, BV_{DSS} . The switching SOA shown in Figure 9 is applicable for both turn–on and turn–off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:




Figure 7. Resistive Switching Time versus Gate Resistance




Figure 8. Maximum Rated Forward Biased Safe Operating Area




Figure 9. Maximum Rated Switching Safe Operating Area




Figure 10. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_{DS} for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so dl_s/dt is specified with a maximum value. Higher values of dl_s/dt require an appropriate derating of l_{FM} , peak V_{DS} or both. Ultimately dl_s/dt is limited

primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

 $V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

 $\rm V_R$ is specified at rated BV_{DSS} to ensure that the CSOA stress is maximized as $\rm I_S$ decays from $\rm I_{RM}$ to zero.

 R_{GS} should be minimized during commutation. T_{J} has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums.




Figure 11. Commutating Waveforms




Figure 12. Commutating Safe Operating Area (CSOA)





Figure 13. Commutating Safe Operating Area
Test Circuit

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and A are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS) Figure 14. Capacitance Variation




Figure 15. Maximum Avalanche Energy versus **Starting Junction Temperature**




Figure 16. Unclamped Inductive Switching **Test Circuit**




Figure 17. Unclamped Inductive Switching Waveforms

15.75

4.82

0.88

0.64

3.04

6.47


1.27

2.54

2.04

1.15

PACKAGE DIMENSIONS





How to reach us: USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE (602) 244–6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



